



EUROPEAN PATENT APPLICATION

(43) Date of publication:

14.12.2005 Bulletin 2005/50

(51) Int Cl.⁷: H01G 4/30, H01G 4/232

(21) Application number: 05017872.2

(22) Date of filing: 28.12.2000

(84) Designated Contracting States:
DE FR GB• Togashi, Masaaki c/o TDK Corporation
Tokyo, 103-8272 (JP)(62) Document number(s) of the earlier application(s) in
accordance with Art. 76 EPC:
00128609.5 / 1 220 246(74) Representative: Vossius & Partner
Siebertstrasse 3
81675 München (DE)(71) Applicant: TDK Corporation
Tokyo 103-8272 (JP)Remarks:This application was filed on 17 - 08 - 2005 as a
divisional application to the application mentioned
under INID code 62.

(72) Inventors:


• Ahiko, Taisuke c/o TDK-MCC Corporation
Yuri-gun, Akita-ken, 018-0402 (JP)

(54) Multilayer ceramic capacitor for three-dimensional mounting

(57) A multiterminal multilayer ceramic capacitor having a capacitor body comprised of first internal electrodes and second internal electrodes alternately stacked via rectangular ceramic layers so that the short sides of the ceramic layers register with the height direction of the capacitor body. A pair of first external electrodes connected to the first internal electrodes are

formed on a top face and bottom face of the capacitor body. A second external electrode is formed at the side faces of the capacitor body. The first external electrodes and second external electrodes are connected directly to different circuit patterns of the circuit board so as to enable three-dimensional mounting of the multilayer ceramic capacitor with circuit boards.

FIG. 14



BEST AVAILABLE COPY

Description

[0001] The present invention relates to a multilayer ceramic capacitor for three-dimensional mounting suitable for mounting in a personal computer or other electronic apparatus with a high operating frequency as a low equivalent serial inductance (ESL) and low equivalent serial resistance (ESR) capacitor and suitable for mounting on a three-dimensional multilayer printed circuit board.

[0002] In the past, as multiterminal multilayer ceramic capacitors, for example the capacitor disclosed in U.S. Patent No. 5880925 is known. This capacitor has a capacitor body which has two types of, that is, first and second, internal electrodes and dielectric layers stacked to sandwich them. Each of these internal electrodes is formed with a rectangular main portion pattern extending in the longitudinal direction on a face of a rectangular ceramic layer and a plurality of lead patterns extending from the sides of the main portion to the sides of the ceramic layer. The lead patterns of the first internal electrodes and the lead patterns of the second internal electrodes are formed at different positions from each other when seen from a plan view. A plurality of external electrodes are formed at the side faces of the long and short sides of the capacitor body of this multiterminal multilayer ceramic capacitor.

[0003] This multiterminal multilayer ceramic capacitor is placed on the surface of a circuit board so that the external electrodes are positioned in a standing direction from the surface of the circuit board. The stacking direction of the internal electrodes and the ceramic layers are substantially vertical to the circuit board. The external electrodes are joined and fixed by soldering to the lands of the circuit pattern of the circuit board so as to mount the capacitor on the surface of the circuit board.

[0004] In this type of multilayer ceramic capacitor, however, since the stacking direction of the internal electrodes and the ceramic layers is made to register with the height direction of the capacitor for the surface mounting, if the number of ceramic layers stacked is increased from the electrical characteristics required, the height of the electronic devices cannot be kept low.

[0005] Note that as multilayer electronic devices for surface mounting by bringing the stacking direction of the ceramic layers into register with the height direction of the multilayer electronic device, in addition to the one of U.S. Patent No. 5880925, there are many known such as those disclosed in Japanese Examined Patent Publication (Kokoku) No. 64-10927, Japanese Unexamined Patent Publication (Kokai) No. 7-161568, Japanese Unexamined Patent Publication (Kokai) No. 7-169649, Japanese Unexamined Patent Publication (Kokai) No. 7-169651, Japanese Unexamined Patent Publication (Kokai) No. 7-272975, Japanese Unexamined Patent Publication (Kokai) No. 8-124800, Japanese Unexamined Patent Publication (Kokai) No. 9-148174, Japanese Unexamined Utility Model Publication (Kokai) No.

6-7228, Japanese Examined Patent Publication (Kokoku) No. 62-35257, and Japanese Examined Patent Publication (Kokoku) No. 63-38856. In a multilayer electronic device for surface mounting by bringing the stacking direction of the ceramic layers into register with the height direction of the multilayer electronic device, there is the problem that, if the number of ceramic layers stacked is increased from the electrical characteristics required, it is not possible to keep low the height of the electronic device.

[0006] In personal computers and other electronic apparatuses, however, the operating frequency has increased from 500 MHz to 1 GHz. The power supply circuit is required to be a low ESL and low ESR multilayer ceramic capacitor. Further, in view of the increasingly smaller sizes of electronic apparatuses, a multiterminal multilayer ceramic capacitor which keeps the height dimension low, enables reliable surface mounting on a three-dimensional printed circuit board etc., and gives predetermined characteristics has been demanded.

[0007] If three-dimensionally mounting a conventional multiterminal multilayer ceramic capacitor on a three-dimensional multilayer printed circuit board etc., however, the circuit pattern formed on the circuit board becomes longer, the detouring of the lands becomes longer, and there is a detrimental effect on the inductance component. In particular, a circuit pattern comprised of lands at upper positions and lands at lower positions becomes longer, the detouring of the lands becomes longer and has a detrimental effect on the inductance component, and generation of noise becomes unavoidable.

[0008] Further, if surface mounting the conventional capacitor near the terminals of a semiconductor etc. to lower the ESL, there is the problem that the effect of the inductance component due to the detouring of the lands cannot be ignored. Further, in a conventional capacitor, as explained above, the height dimension of the capacitor itself cannot be kept low no matter what the number of layers stacked. From this, the conventional capacitor is not suited for three-dimensional mounting.

[0009] Note that as shown in Japanese Unexamined Patent Publication (Kokai) No. 57-60827 (corresponding to U.S. Patent Application No. 167191 filed on July 9, 1980) and Japanese Patent No. 2657953 (corresponding to U.S. Patent Application No. 212361 filed on June 27, 1988), a capacitor in which the stacking direction of the ceramic layers is brought into register with the planar direction of the circuit board on which the multilayer ceramic capacitor is to be surface mounted has been proposed. The capacitors disclosed in these publications, however, has the problems that the capacitors cannot be three-dimensionally mounted and the ESR and/or ESL of the external circuits connected to the capacitors easily become large.

[0010] An object of the present invention is to provide a multilayer ceramic capacitor for three-dimensional mounting suitable for mounting in a personal computer or other electronic apparatus with a high operating fre-

quency as a low ESL and low ESR capacitor, enabling the height dimension to be kept low regardless of the number of ceramic layers, and suitable for mounting on a three-dimensional multilayer printed circuit board.

[0011] To achieve the object, the first capacitor according to the present invention comprises a ceramic layer formed in a rectangular shape; a first internal electrode having a rectangular first main portion extending along a longitudinal direction in a first face of the ceramic layer and having a plurality of first leads extending from long sides of the first main portion to long sides of the ceramic layer; a second internal electrode having a second main portion opposing against the first main portion of the first internal electrode across the ceramic layer and locating in a second face of the ceramic layer opposite to the first face and having a plurality of second leads extending from long sides of the second main portion at positions different from the first leads provided at the first internal electrode to the long sides of the ceramic layer; a rectangular parallelepiped shaped capacitor body comprised of a plurality of first internal electrodes and second internal electrodes stacked via ceramic layers so that the short sides of the ceramic layers register with the height direction of the capacitor body; first external electrodes formed at a top face and bottom face of the capacitor body and electrically connected to first leads positioned in the same lines along the stacking direction of the ceramic layers; second external electrodes alternately formed with respect to the first external electrodes at the top face and bottom face of the capacitor body and electrically connected to second leads positioned in the same lines along the stacking direction of the ceramic layers.

[0012] In the first capacitor of the present invention, preferably the first external electrodes are connected to a first circuit pattern outside of the capacitor body and the second external electrodes are connected to a second circuit pattern different from the first circuit pattern.

[0013] The first capacitor of the present invention is preferably buried in a three-dimensional circuit board.

[0014] According to the first capacitor according to the present invention, it is possible to shorten the height dimension of the capacitor body regardless of the number of ceramic layers stacked. As a result, it is possible to shorten the distance between the external electrodes formed on the top face of the capacitor body and the external electrodes formed on the bottom face and possible to reduce the total inductance due to detouring of the lands even if the capacitor is placed on a multilayer board. Further, the lands formed on the multilayer board can be simplified. Therefore, the capacitor is suited for mounting in personal computers and other electronic apparatuses with high operating frequencies as a low ESL and low ESR capacitor. Further, the capacitor is structured to have a low height dimension and have electrodes on the top and bottom faces of the capacitor, is suitable for mounting buried in a three-dimensional multilayer printed circuit board etc.

[0015] The second capacitor of the present invention comprises a ceramic layer formed in a rectangular shape; a first internal electrode having a rectangular first main portion extending along a longitudinal direction in a first face of the ceramic layer and having a first long side of the first main portion exposed along a first long side of the ceramic layer; a second internal electrode having a rectangular second main portion extending along a longitudinal direction in a second face opposite of the ceramic layer opposite to the first face and having a second long side of the second main portion exposed along a second long side of the ceramic layer; a rectangular parallelepiped shaped capacitor body comprised of a plurality of first internal electrodes and second internal electrodes stacked via ceramic layers so that the short sides of the ceramic layers register with the height direction of the capacitor body; first external electrodes formed at a top face or bottom face of the capacitor body and electrically connected to the first internal electrode exposed along the first long side of the ceramic layers; second external electrodes formed at the top face or bottom face of the capacitor body and electrically connected to the second internal electrode exposed along the second long side of the ceramic layer.

[0016] In the second capacitor of the present invention, preferably the first external electrodes are connected to a first circuit pattern outside of the capacitor body and the second external electrodes are connected to a second circuit pattern different from the first circuit pattern.

[0017] The second capacitor of the present invention is preferably buried in a three-dimensional circuit board.

[0018] The second capacitor of the present invention exhibits a similar action and effect as the first capacitor of the present invention.

[0019] The third capacitor of the present invention comprises a ceramic layer formed in a rectangular shape; a first internal electrode having a rectangular first main portion extending along a longitudinal direction in a first face of the ceramic layer and having a first long side of the first main portion exposed along a first long side of the ceramic layer; a second internal electrode having a rectangular second main portion extending along a longitudinal direction in a second face of the ceramic layer opposite to the first face and having a plurality of leads extending from a second long side of the second main portion to a second long side of the ceramic layer; a rectangular parallelepiped shaped capacitor body comprised of a plurality of first internal electrodes and second internal electrodes stacked via ceramic layers so that the short sides of the ceramic layers register with the height direction of the capacitor body; a first external electrode formed at a top face or bottom face of the capacitor body and electrically connected to the first internal electrode exposed along the first long side of the ceramic layers; second external electrodes formed at the top face or bottom face of the capacitor body and electrically connected to the leads exposed along the

second long side of the ceramic layer.

[0020] In the third capacitor of the present invention, preferably the plurality of second external electrodes are arranged at the top face or bottom face of the capacitor body at a distance substantially corresponding to the short sides of the ceramic layer.

[0021] In the third capacitor of the present invention, preferably the first external electrode is connected to a first circuit pattern outside of the capacitor body and the second external electrodes are connected to a second circuit pattern different from the first circuit pattern.

[0022] The third capacitor of the present invention is preferably buried in a three-dimensional circuit board.

[0023] The third capacitor of the present invention exhibits similar actions and effects as the first capacitor of the present invention and enables realization of a three-terminal capacitor by arranging a pair of second external electrodes at the top face or bottom face of the capacitor body at a distance substantially corresponding to the short sides of the ceramic layer. In this capacitor, the pitch between the second external electrodes provided in the same plane of the ceramic body can be shortened. Therefore, even if the capacitor is mounted on a multilayer board, the total inductance due to the detouring of the lands can be reduced more and the lands formed on the multilayer board can be simplified.

[0024] The fourth capacitor of the present invention comprises a ceramic layer formed in a rectangular shape; a first internal electrode having a rectangular first main portion extending along a longitudinal direction in a first face of the ceramic layer and having two long sides of the first main portion exposed respectively along long sides of the ceramic layer; a second internal electrode having a rectangular second main portion extending along a longitudinal direction in a second face of the ceramic layer opposite to the first face and having a pair of leads respectively extending from short sides of the second main portion to short sides of the ceramic layer; a rectangular parallelepiped shaped capacitor body comprised of a plurality of first internal electrodes and second internal electrodes stacked via ceramic layers so that the short sides of the ceramic layers register with the height direction of the capacitor body; a pair of first external electrodes formed at a top face and bottom face of the capacitor body and electrically connected to the first internal electrode exposed toward the long sides of the ceramic layers; a second external electrode formed at the side faces of the capacitor body and electrically connected to the leads exposed toward the short sides of the ceramic layer.

[0025] In the fourth capacitor of the present invention, preferably the second external electrode extends in a strip along the entire circumference of the four side faces of the capacitor body.

[0026] In the fourth capacitor of the present invention, preferably the first external electrodes are connected to a first circuit pattern outside of the capacitor body and the second external electrodes are connected to a sec-

ond circuit pattern different from the first circuit pattern.

[0027] In the fourth capacitor of the present invention, preferably the multilayer ceramic capacitor is buried in a three-dimensional circuit board.

[0028] In the fourth capacitor of the present invention, preferably the first external electrodes and second external electrodes are connected directly to the circuit pattern formed in the three-dimensional circuit board.

[0029] The fourth capacitor of the present invention exhibits similar actions and effects as the first capacitor of the present invention and further can realize a three-terminal capacitor. Further, when providing the capacitor through a predetermined circuit pattern of a three-dimensional circuit board and using it as a so-called through-hole type capacitor, the second external electrode formed at the side faces of the capacitor body can be directly connected to the circuit pattern passed through.

[0030] These and other objects and features of the present invention will be explained in further detail with reference to the attached drawings, in which:

FIG. 1 is a perspective view of a multiterminal multilayer ceramic capacitor for three-dimensional mounting according to a first embodiment of the present invention in a state showing the internal structure;

FIG. 2 is an explanatory view of the pattern shape of the internal electrodes constituting the multiterminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment;

FIG. 3 is a perspective view of the appearance including external electrodes of the multiterminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment;

FIG. 4 is an explanatory view of a sandwiched mounting structure of a multiterminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment in a multilayer board;

FIG. 5 is a perspective view of a multiterminal multilayer ceramic capacitor for three-dimensional mounting according to another embodiment of the present invention;

FIG. 6 is an explanatory view of a pattern shape of the internal electrodes constituting the multiterminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment;

FIG. 7 is an explanatory view of a sandwiched mounting structure of a multiterminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment in a multilayer board;

FIG. 8 is an explanatory view of a buried mounting structure of a multiterminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment in a multilayer board;

FIG. 9 is a perspective view of a three-terminal multilayer ceramic capacitor for three-dimensional mounting according to another embodiment of the

present invention in a state showing the internal structure;

FIG. 10 is an explanatory view of the pattern shape of the internal electrodes constituting the three-terminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment;

FIG. 11 is a perspective view of the appearance including external electrodes of the three-terminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment;

FIG. 12 is an explanatory view of a sandwiched mounting structure of a three-terminal multilayer ceramic capacitor for three-dimensional mounting according to this embodiment in a multilayer board;

FIG. 13 is a perspective view of a through-hole type multilayer ceramic capacitor for three-dimensional mounting according to another embodiment of the present invention in a state showing the internal structure;

FIG. 14 is an explanatory view of the pattern shape of the internal electrodes constituting the through-hole type multilayer ceramic capacitor for three-dimensional mounting according to this embodiment;

FIG. 15 is a perspective view of the appearance including external electrodes of the through-hole type multilayer ceramic capacitor for three-dimensional mounting according to this embodiment; and

FIG. 16 is an explanatory view of a sandwiched mounting structure of a through-hole type multilayer ceramic capacitor for three-dimensional mounting according to this embodiment in a multilayer board.

First Embodiment

[0031] As shown in FIG. 1 to FIG. 3, the multiterminal multilayer ceramic capacitor 30 for three-dimensional mounting according to the present embodiment has a capacitor body 20 of a rectangular parallelepiped shape. The capacitor body 20, as shown in FIG. 2, is comprised of a plurality of first internal electrodes 1_1 and second internal electrodes 1_2 of predetermined patterns alternately stacked in the horizontal direction in the illustration via ceramic layers 2 formed in rectangular shapes. That is, in the present embodiment, as shown in FIG. 1, the plurality of first internal electrodes 1_1 and second internal electrodes 1_2 are stacked in the horizontal direction via ceramic layers 2 so that the short sides of the ceramic layers register with the height H direction of the capacitor body 20. Note that at least one ceramic layer not formed with an internal electrode may be stacked at the two end faces of the body 20 in the stacking direction.

[0032] As shown in FIG. 2, each first internal electrode 1_1 has a rectangular first main portion 1a positioned at the center of a first face (surface) of the ceramic layer 2 and has a plurality of first leads 1b, 1c, 1d, and 1e extending from the long sides of the first main portion 1a to the long sides of the ceramic layer 2.

[0033] Further, each second internal electrode 1_2 has a second main portion 1a' of the same shape facing the first main portion 1a of the first internal electrode across a ceramic layer 2 in a rear surface (second face) opposite to the surface of the ceramic layer 2 and has a plurality of first leads 1b', 1c', 1d', and 1e' extending from the long sides of the second main portion 1a' at positions different from the first leads 1b, 1c, 1d, and 1e to the long sides of the ceramic layer 2.

[0034] As shown in FIG. 1 and FIG. 4, the top face and bottom face of the capacitor body 20 are formed with first external electrodes 3b, 3d, 4a, and 4c electrically connected to first leads 1b, 1c, 1d, and 1e positioned in the same line along the stacking direction of the ceramic layers 2.

[0035] The top face and bottom face of the capacitor body 20 are formed with second external electrodes 3a, 3c, 4b, and 4d electrically connected to second leads 1b', 1c', 1d', and 1e' positioned in the same line along the stacking direction of the ceramic layers 2.

[0036] That is, as shown in FIG. 1 and FIG. 4, the first external electrodes 3b, 3d, 4a, and 4c and the second external electrodes 3a, 3c, 4b, and 4d are arranged at different positions from each other at the outer circumference of the capacitor body 20. Further, the first external electrodes 3b, 3d, 4a, and 4c are connected to first internal electrodes 1_1 of the layers through the first leads 1b to 1e, while the second external electrodes 3a, 3c, 4b, and 4d are connected to second internal electrodes 1_2 of the layers through the second leads 1b' to 1e'.

[0037] These internal electrodes 1_1 and 1_2 are formed by coating and baking an Ni or other conductive paste on the surface of a ceramic green sheet and are comprised of Ni or Ni alloy layers etc. Note that the internal electrodes may also be comprised of the base metal Cu, the precious metal Pd or a Pd-Ag alloy layer etc.

[0038] The ceramic layer 2 is comprised of a barium titanate-based, titanium-based, zirconate-based, or other ceramic composition. A stack of the ceramic layers 2 and internal electrodes is formed by coating a ceramic paste on a base film or other film surface to make a green sheet, printing a conductive paste on it, then stacking, cutting, and firing the green sheets. After the production of the body 20, the external electrodes are formed and baked on. The external electrodes 3a to 3d and 4a to 4d specifically can be formed by coating, drying, and baking a Cu paste on the body to form an underlayer, then covering the underlayer with an Ni and Sn plating layer.

[0039] The multilayer ceramic capacitor 30 produced in this way is used for three-dimensional mounting of multiple terminals by directly connecting the first external electrodes 3b, 3d, 4a, and 4c and the second external electrodes 3a, 3c, 4b, and 4d to different circuit patterns of the circuit board and supplying voltages of different polarities to the adjoining external electrodes.

[0040] The specific dimensions of the multiterminal multilayer ceramic capacitor of the present embodiment

are not particularly limited, but for example are a height of 0.5 ± 0.1 mm, a length (stacking direction) of 1.6 ± 0.1 mm, and a length of 3.2 ± 0.1 mm. The thickness of one ceramic layer is not particularly limited, but is for example $4 \mu\text{m}$. The shape of the ceramic layer is that of a rectangle of short sides of 0.5 ± 0.1 mm and long sides of 3.2 ± 0.1 mm. The distance between the facing external electrodes positioned at the top and bottom faces of the capacitor body 20 can be set to a length substantially corresponding to the short sides of the ceramic layers 2.

[0041] The multiterminal multilayer ceramic capacitor 30 configured in this way can be mounted on a circuit board 5 of a power supply circuit provided with a semiconductor device "D" as shown in FIG. 4. This three-dimensional mounting may be performed in the following way.

[0042] That is, one set of the external electrodes 3a, 3b, 3c, and 3d is connected with any terminal of the semiconductor device "D", while the other set of the external electrodes 4a, 4b, 4c, and 4d is made to directly face the different circuit patterns 6a and 6b of the circuit board 5 and electrically connected as + poles/- poles (GND). In the three-dimensional mounting, by keeping the height dimension "H" of the part as a whole low, the detouring of the lands becomes shorter and the effect of the inductance component of the circuit side can be made smaller.

[0043] To reduce the inductance of the circuit pattern, by mounting a multilayer ceramic capacitor 30 having an ESL value of 80 to 100 pH and an ESR value of a low $10 \text{ m}\Omega$, the inductance component of the lands can be ignored. Due to this, if comparing the ESL and ESR of the multiterminal multilayer ceramic capacitor according to the prior art and the multiterminal multilayer ceramic capacitor according to the present invention having the same electrostatic capacity, the value becomes 8 percent larger in the case of use of the multiterminal multilayer ceramic capacitor according to the prior art, while can be kept a low 2 to 3 percent in the case of use of the multiterminal multilayer ceramic capacitor according to the present embodiment.

[0044] This is because in the multiterminal multilayer ceramic capacitor according to the present embodiment, since the distance between facing external electrodes can be set short and the height of the capacitor device as a whole can be reduced, even if the capacitor is mounted on a multilayer board, the total inductance due to the detouring of the lands can be reduced and the lands formed on the multilayer board can be simplified.

Second Embodiment

[0045] Next, as shown in FIG. 5 to FIG. 8, the multilayer ceramic capacitor 130 for three-dimensional mounting according to the illustrated embodiment has a capacitor body 120 of a rectangular parallelepiped shape. The capacitor body 120, as shown in FIG. 5 and

FIG. 6, is comprised of a plurality of first internal electrodes 101 and second internal electrodes 101' of predetermined patterns alternately stacked in the horizontal direction in the illustration via ceramic layers 102 formed in rectangular shapes. That is, in the present embodiment, as shown in FIG. 5 and FIG. 6, the plurality of first internal electrodes 101 and second internal electrodes 101' are stacked in the horizontal direction via ceramic layers 102 so that the short sides of the ceramic layers 102 register with the height direction of the capacitor body 120. Note that at least one ceramic layer 102 not formed with an internal electrode may be stacked at the two end faces of the body 120 in the stacking direction.

[0046] As shown in FIG. 6, each first internal electrode 101 has a rectangular first main portion positioned in a first face (surface) of the ceramic layer 102. Only an upper (first) long side 101b of the first main portion exposes at the surface of the body 120 along a first long side 102a of ceramic layer 102. The longitudinal and lateral dimensions of the first electrode 101 are set so that the other long side and two short sides of the first electrode 101 do not reach the second long side 102b and two short sides 102c and 102d of the ceramic layer 102. The lateral width of the first electrode 101 may be a dimension of the same extent as the lateral width of the ceramic layer 102. Either of the short sides of the first electrode 101 may be exposed along the short sides 102c and 102d of the ceramic layer 102.

[0047] Further, each second internal electrode 101' has a rectangular second main portion along the longitudinal direction in a rear face (second face) opposite to the first main portion of the first internal electrode 101 across a ceramic layer 102. The area of the second main portion of the second internal electrode 101' is the same as the area of a first main portion of the first internal electrode 101, but only the lower (second) long side 101a of the second main portion is exposed at the bottom face of the body 120 along the second long side 102b of the ceramic layer 102. The longitudinal and lateral dimensions of the second electrode 101' are set so that the other long side and two short sides of the second electrode 101' do not reach the first long side 102a and two short sides 102c and 102d of the ceramic layer 102. The lateral width of the second electrode 101' however may be a dimension of the same extent as the lateral width of the ceramic layer 102. Either of the short sides of the second electrode 101' may be exposed along the short sides 102c and 102d of the ceramic layer 102.

[0048] As shown in FIG. 5 and FIG. 6, in the present embodiment, inside the body 120, internal electrodes 101 and 101' of the same rectangular shape but a smaller area than the ceramic layer 102 are stacked and arranged alternately at different locations in the vertical direction through ceramic layers 102. From the viewpoint of facilitating the formation of the patterns of the inner electrodes on the surfaces of the ceramic layers 102, the patterns of the internal electrodes 101 and 101'

are preferably the same rectangular shapes as each other, but the present invention does not necessarily have to be the same shape.

[0049] The top face of the capacitor body 120 has attached to it a first external electrode 103 so as to be electrically connected to first internal electrodes 101 having long sides 101b exposed along the first long side 102a of the ceramic layer 102. The bottom face of the capacitor body 120 has attached to it a second external electrode 103 so as to be electrically connected to the second internal electrodes 101' having long sides 101a exposed along the second long side 102b of the ceramic layer 102. These external electrodes 103 and 104 are preferably formed over the entire top face or bottom face of the capacitor body 120, but do not necessarily have to cover the entire surface. It is also possible to determine the area covered in accordance with the shapes of the lands of the multilayer board on which the capacitor 130 is to be mounted. The area of the external electrode 103 or 104 with respect to the area of the top face or bottom face of the body where the long sides of the internal electrodes 101 and 101' are exposed is preferably an area of at least 50 percent.

[0050] These internal electrodes 101 and 101' are formed by coating and baking an Ni or other conductive paste on the surface of a ceramic green sheet and are comprised of Ni or Ni alloy layers etc. Note that the internal electrodes may also be comprised of the base metal Cu, precious metal Pd or a Pd-Ag alloy layer, etc.

[0051] The ceramic layer 102 is comprised of a barium titanate-based, titanium-based, zirconate-based, or other ceramic composition. A stack of the ceramic layers 102 and internal electrodes is formed by coating a ceramic paste on a base film or other film surface to make a green sheet, printing a conductive paste on it, then stacking, cutting, and firing the green sheets. After the production of the body 120, the external electrodes are formed and baked on. The external electrodes 103 and 104 specifically can be formed by coating, drying, and baking a Cu paste on the capacitor body 120 to form an underlayer, then covering the underlayer with an Ni and Sn plating layer.

[0052] The multilayer ceramic capacitor 130 produced in this way is used for three-dimensional mounting of multiple terminals by directly connecting the first external electrodes 103 and the second external electrodes 104 to different circuit patterns of the circuit board and supplying voltages of different polarities to the adjoining external electrodes.

[0053] The specific dimensions of the multiterminal multilayer ceramic capacitor of the present embodiment are not particularly limited, but for example are a height of 0.5 ± 0.1 mm, a width of 0.8 ± 0.1 mm, and a length of 1.6 ± 0.1 mm. The thickness of one ceramic layer is not particularly limited, but is for example $4 \mu\text{m}$. The shape of the ceramic layer is that of a rectangle of short sides of 0.5 ± 0.1 mm and long sides of 1.6 ± 0.1 mm. The internal electrodes 101 and 101' may be formed to a thick-

ness of 1.5 to $2.0 \mu\text{m}$. The number of layers stacked is 160, the electrostatic capacity is for example $0.22 \mu\text{F}$, and the distance between the external electrodes 103 and 104 can be set to a width corresponding to the short sides of the ceramic layer, that is, 0.5 ± 0.1 mm.

[0054] The multiterminal multilayer ceramic capacitor 130 configured in this way can be mounted and sandwiched between facing circuit boards 105 and 106 in a power supply circuit provided with a semiconductor device "D" as shown in FIG. 7. This three-dimensional mounting may be performed in the following way.

[0055] That is, the external electrodes 103 and 104 of the capacitor 130 are made to directly face the different circuit patterns 107 and 108 of the circuit boards 105 and 106 and are electrically connected as a + pole/-pole (GND). In this three-dimensional mounting, the height "H" of the capacitor device as a whole can be kept low. Further, since the distance between the facing circuit boards 105 and 106 is held narrow, the detouring of the lands can be shortened and the effect of the inductance component of the circuit side can be reduced.

[0056] Further, as shown in FIG. 8, the capacitor 130 may be mounted three-dimensionally. In this example, the terminal of the semiconductor "D" and one external electrode 103 of the capacitor 130 are connected by solder 109 etc., and the other external electrode 104 is electrically connected with the circuit pattern 107 in an opening formed in the circuit board 105.

[0057] To reduce the inductance of the circuit pattern, by burying the multilayer ceramic capacitor 130 having an ESL value of 10 to 20 pH and an ESR value of a low 5 to 7 mΩ in the circuit board 5, the inductance component of the lands can be ignored.

[0058] If comparing the ESL and ESR of a multilayer ceramic capacitor of the prior art with an electrostatic capacity of $0.22 \mu\text{F}$ and a multilayer ceramic capacitor according to the present embodiment, if the value of the multilayer ceramic capacitor according to the prior art is 100 percent, the multilayer ceramic capacitor according to the present embodiment can be made a low 2 to 3 percent in value.

[0059] This is because in the multilayer ceramic capacitor according to the present embodiment, since the distance between external electrodes 103 and 104 can be set short and the height of the capacitor device as a whole can be kept low, even if the capacitor of the present embodiment is mounted on a multilayer board, the total inductance due to the detouring of the lands can be reduced and the lands formed on the multilayer board can be simplified.

Third Embodiment

[0060] Next, as shown in FIG. 9 to FIG. 12, the multilayer ceramic capacitor 230 for three-dimensional mounting according to the illustrated embodiment has a capacitor body 220 of a rectangular parallelepiped shape. The capacitor body 220, as shown in FIG. 9 and

FIG. 10, is comprised of a plurality of first internal electrodes 201₁ and second internal electrodes 201₂ of predetermined patterns alternately stacked in the horizontal direction in the illustration via ceramic layers 202 formed in rectangular shapes. That is, in the present embodiment, as shown in FIG. 9 and FIG. 10, the plurality of first internal electrodes 201₁ and second internal electrodes 201₂ are stacked in the horizontal direction via ceramic layers 202 so that the short sides of the ceramic layers 202 register with the height direction of the capacitor body 220. Note that at least one ceramic layer 202 not formed with an internal electrode may be stacked at the two end faces of the body 220 in the stacking direction.

[0061] As shown in FIG. 10, each first internal electrode 201₁ has a rectangular first main portion positioned in a first face (surface) of the ceramic layer 202. Only a lower (first) long side of the first main portion exposes at the bottom surface of the body 220 along a first long side 202b of ceramic layer 202. The longitudinal and lateral dimensions of the first electrode 201₁ are set so that the other long side and two short sides of the first electrode 201₁ do not reach the second long side 202a and two short sides 202c and 202d of the ceramic layer 202. The lateral width of the first electrode 201₁ may be a dimension of the same extent as the lateral width of the ceramic layer 202. Either of the short sides of the first electrode 201₁ may be exposed along the short sides 202c and 202d of the ceramic layer 202.

[0062] Further, each second internal electrode 201₂ has a rectangular second main portion 201a along the longitudinal direction in a rear face (second face) opposite to the first main portion of the first internal electrode 201₁ across the ceramic layer 202. The second main portion 201a is formed with a pair of leads 201b and 201c exposed by extending from the upper (second) long side to the second long side 202a of the ceramic layer 202. These leads 201b and 201c are formed so as to project out upward from the two end of the long side of the rectangular second main portion 201a.

[0063] The longitudinal and lateral dimensions of the second electrode 201₂ are set so that the other long side and two short sides of the second main portion 201a of the second electrode 201₂ do not reach the first long side 202b and two short sides 202c and 202d of the ceramic layer 202. The lateral width of the second electrode 201₂ however may be a dimension of the same extent as the lateral width of the ceramic layer 202. Either of the short sides of the second electrode 201₂ may be exposed along the short sides 202c and 202d of the ceramic layer 202.

[0064] As shown in FIG. 9 and FIG. 10, in the present embodiment, inside the body 220, internal electrodes 201₁ and 201₂ are stacked and arranged alternately at different locations in the vertical direction through ceramic layers 202.

[0065] As shown in FIG. 11, the bottom face of the capacitor body 220 has attached to it a first external

electrode 203 so as to be electrically connected to a first internal electrodes 201₁ having long side exposed along a first long side 202b of the ceramic layer 202. The top face of the capacitor body 220 has attached to it a pair of second external electrodes 204 and 205 so as to be electrically connected to second internal electrodes 201₂ having leads 201b and 201c exposed along a second long side 202a of the ceramic layer 202. The external electrode 203 is preferably formed over the entire bottom face of the capacitor body 220, but does not necessarily have to cover the entire surface. It is also possible to determine the area covered in accordance with the shapes of the lands of the multilayer board on which the capacitor 230 is to be mounted. The area of the first external electrode 203 with respect to the area of the bottom face of the body 220 where the long sides of the first internal electrodes 201₁ are exposed is preferably an area of at least 50 percent.

[0066] These internal electrodes 201₁ and 201₂ are formed by coating and baking an Ni or other conductive paste on the surface of a ceramic green sheet and are comprised of Ni or Ni alloy layers etc. Note that the internal electrodes may also be comprised of the base metal Cu, precious metal Pd or a Pd-Ag alloy layer, etc.

[0067] The ceramic layer 202 is comprised of a barium titanate-based, titanium-based, zirconate-based, or other ceramic composition. A stack of the ceramic layers 202 and internal electrodes is formed by coating a ceramic paste on a base film or other film surface to make a green sheet, printing a conductive paste on it, then stacking, cutting, and firing the green sheets. After the production of the body 220, the external electrodes are formed and baked on. The external electrodes 203, 204, and 205 specifically can be formed by coating, drying, and baking a Cu paste on the capacitor body 220 to form an underlayer, then covering the underlayer with an Ni and Sn plating layer.

[0068] The multilayer ceramic capacitor 230 produced in this way is used for three-dimensional mounting of multiple terminals by directly connecting the first external electrode 203 and the second external electrode 204 and 205 to different circuit patterns of the circuit board and supplying voltages of different polarities to the adjoining external electrodes.

[0069] The specific dimensions of the multiterminal multilayer ceramic capacitor of the present embodiment are not particularly limited, but for example are a height of 0.5 ± 0.1 mm, a width of 0.8 ± 0.1 mm, and a length of 1.6 ± 0.1 mm. The thickness of one ceramic layer is not particularly limited, but is for example 4 μ m. The shape of the ceramic layer is that of a rectangle of short sides of 0.5 ± 0.1 mm and long sides of 1.6 ± 0.1 mm. The internal electrodes 201₁ and 201₂ may be formed to a thickness of 1.5 to 2.0 μ m. The distance "H" between the external electrodes 203 and 204 and the distance "G" between the second electrodes can be set to a width corresponding to the short sides of the ceramic layer, that is, 0.5 ± 0.1 mm.

[0070] The three-terminal multilayer ceramic capacitor 230 configured in this way can be mounted sandwiched between facing circuit boards 206 and 207 in a power supply circuit provided with a semiconductor device "D" as shown in FIG. 12. This three-dimensional mounting may be performed in the following way.

[0071] That is, the external electrodes 203, 204, and 205 are made to directly face the different circuit patterns 208, 209a, and 209b of the circuit boards 205 and 206 and are electrically connected as a + pole/-pole (GND). In this three-dimensional mounting, the height "H" of the capacitor device as a whole can be kept low and, further, the distance between the facing circuit boards 206 and 207 is held narrow. Therefore, the detouring of the lands can be shortened and the effect of the inductance component of the circuit side can be reduced.

[0072] To reduce the inductance of the circuit pattern, by burying the multilayer ceramic capacitor 230 having an ESL value of 10 to 20 pH and an ESR value of a low 5 to 7 mΩ, the inductance component of the lands can be ignored. Due to this, if comparing the ESL and ESR of a multilayer ceramic capacitor of the prior art with an electrostatic capacity of 0.22 μF and a multilayer ceramic capacitor according to the present embodiment (same electrostatic capacity as the prior art), if the value of the multilayer ceramic capacitor according to the prior art is 100 percent, the multilayer ceramic capacitor according to the present embodiment can be made a low 2 to 3 percent in value.

[0073] This is because in the multilayer ceramic capacitor according to the present embodiment, the distance between external electrodes 203, 204, and 205 can be set short and the height of the capacitor device as a whole can be kept low and the external electrode 203 is broad and connection to the land is easy. Further, even if the capacitor 230 is mounted on a multilayer board, the total inductance due to the detouring of the lands can be reduced and the lands formed on the multilayer board can be simplified.

Fourth Embodiment

[0074] Next, explaining this embodiment by reference to FIG. 13 to FIG. 16, the through-hole type multilayer ceramic capacitor 330 for three-dimensional mounting according to the illustrated embodiment has a capacitor body 320 of a rectangular parallelepiped shape. The capacitor body 320, as shown in FIG. 13 and FIG. 14, is comprised of a plurality of first internal electrodes 301₁ and second internal electrodes 301₂ of predetermined patterns alternately stacked in the horizontal direction in the illustration via ceramic layers 302 formed in rectangular shapes. That is, in the present embodiment, as shown in FIG. 13 and FIG. 14, the plurality of first internal electrodes 301₁ and second internal electrodes 301₂ are stacked in the horizontal direction via ceramic layers 302 so that the short sides of the ceramic layers 302

register with the height direction of the capacitor body 320. Note that at least one ceramic layer 302 not formed with an internal electrode may be stacked at the two end faces of the body 320 in the stacking direction.

[0075] As shown in FIG. 13 and FIG. 14, each first internal electrode 301₁ has a rectangular first main portion positioned in a first face (surface) of the ceramic layer 302. The two long sides of the first main portion expose at the surfaces of the body 320 along the two long sides 302c and 302d of the ceramic layer 302. The longitudinal and lateral dimensions of the first electrode 301₁ are set so that the two short sides of the first electrode 301₁ do not reach the two short sides 302a and 302b of the ceramic layer 302.

[0076] Further, each second internal electrode 301₂ has a rectangular second main portion 301a along the longitudinal direction in a rear face (second face) opposite to the first main portion of the first internal electrode 301₁ across a ceramic layer 302. The second main portion 301a is formed with a pair of leads 301b and 301c exposed by extending from the two short sides to the short sides 302a and 302b of the ceramic layer 302. These leads 301b and 301c are formed so as to project out from the approximate center of the short sides of the rectangular second main portion 301a toward the two sides 302a and 302b. The dimensions of the short sides of the second main portion 301a are set so that the long sides of the rectangular second main portion 301a do not reach the long sides 302c and 302d of the ceramic layer 302. Note that the vertical width (width of height direction of body) of the leads 301b and 301c are smaller than the vertical width of the portion 301a in the illustrated example, but may also be the same width.

[0077] In the present embodiment, as shown in FIG. 13 and FIG. 14, inside the body 320, internal electrodes 301₁ and 301₂ are stacked and arranged alternately via ceramic layers 302.

[0078] As shown in FIG. 13 and FIG. 16, the top face and bottom face of the capacitor body 320 have attached to it first external electrodes 303 and 303' so as to be electrically connected to first internal electrodes 301₁ having long sides exposed along the long sides 302a and 302d of the ceramic layer 302. The circumference of the side faces of the capacitor body 320 has attached to it a strip-like second external electrode 304 so as to be electrically connected to second internal electrodes 301₂ having leads 301c and 301d exposed along the short sides 302a and 302b of the ceramic layer 302.

[0079] The first external electrode 303 or 303' is preferably formed over the entire top face or bottom face of the capacitor body 320, but does not necessarily have to cover the entire surface. It is also possible to determine the area covered in accordance with the shapes of the lands of the multilayer board on which the capacitor 330 is to be mounted. The area of the first external electrode 303 or 303' with respect to the area of the top face or bottom face of the body 320 where the long sides

of the first internal electrodes 301₁ are exposed is preferably an area of at least 50 percent.

[0080] These internal electrodes 301₁ and 301₂ are formed by coating and baking an Ni or other conductive paste on the surface of a ceramic green sheet and are comprised of Ni or Ni alloy layers etc. Note that the internal electrodes may also be comprised by the base metal Cu, precious metal Pd or a Pd-Ag alloy layer, etc.

[0081] The ceramic layer 302 is comprised of a barium titanate-based, titanium-based, zirconate-based, or other ceramic composition. A stack of the ceramic layers 302 and internal electrodes is formed by coating a ceramic paste on a base film or other film surface to make a green sheet, printing a conductive paste on it, then stacking, cutting, and firing the green sheets. After the production of the body 320, the external electrodes are formed and baked on. The external electrodes 303, 303', and 304 specifically can be formed by coating, drying, and baking a Cu paste on the capacitor body 320 to form an underlayer, then covering the underlayer with an Ni and Sn plating layer.

[0082] The multilayer ceramic capacitor 330 produced in this way is used for three-dimensional mounting of multiple terminals by directly connecting the first external electrodes 303 and 303' and the second external electrode 304 to different circuit patterns of the circuit board and supplying voltages of different polarities to the adjoining external electrodes.

[0083] The specific dimensions of the multiterminal multilayer ceramic capacitor of the present embodiment are not particularly limited, but for example are a height of 0.5 ± 0.1 mm, a width of 0.8 ± 0.1 mm, and a length of 1.6 ± 0.1 mm. The thickness of one ceramic layer is not particularly limited, but is for example 4 μ m. The shape of the ceramic layer is that of a rectangle of short sides of 0.5 ± 0.1 mm and long sides of 1.6 ± 0.1 mm. The internal electrodes 301₁ and 301₂ may be formed to a thickness of 1.5 to 2.0 μ m. The distance "H" between the external electrodes 303 and 303' can be set to a width corresponding to the short sides of the ceramic layers 302, that is, 0.5 ± 0.1 mm.

[0084] The through-hole type multilayer ceramic capacitor 330 configured in this way can be mounted sandwiched between facing circuit boards 305 and 306 in a power supply circuit provided with a semiconductor device "D" as shown in FIG. 16. This three-dimensional mounting may be performed in the following way.

[0085] That is, the vertically facing external electrodes 303 and 303' are made to directly face the different circuit patterns 307a and 307b of the circuit boards 305 and 306 or the external electrode 304 extending across the entire circumference of the side faces is made to directly face the separate circuit patterns 308a and 308b and these are electrically connected as a + pole/- pole (GND). In this three-dimensional mounting, the height "H" of the capacitor device as a whole can be kept low and, further, the distance between the facing circuit boards 305 and 306 is held narrow. Therefore, the de-

touring of the lands can be shortened and the effect of the inductance component can be reduced.

[0086] To reduce the inductance of the circuit pattern, by burying the multilayer ceramic capacitor 330 having an ESL value of 10 to 20 pH and an ESR value of a low 5 to 7 m Ω , the inductance component of the lands can be ignored. Due to this, if comparing the ESL and ESR of a multilayer ceramic capacitor of the prior art with an electrostatic capacity of 0.22 μ F and a multilayer ceramic capacitor according to the present embodiment (same electrostatic capacity as the prior art), if the value of the multilayer ceramic capacitor according to the prior art is 100 percent, the multilayer ceramic capacitor according to the present embodiment can be made a low 2 to 3 percent in value.

[0087] This is because in the multilayer ceramic capacitor according to the present embodiment, the distance between external electrodes 303, 303', and 304 can be set short and the height of the capacitor device as a whole can be kept low. Further, the external electrode 303 is broad and connection to the land is easy, therefore, even if the capacitor is mounted on a multilayer board, the total inductance due to the detouring of the lands can be reduced and the lands formed on the multilayer board can be simplified.

[0088] Note that the present invention is not limited to the above-mentioned embodiments and may be changed in various ways within the scope of the present invention.

Claims

1. A multilayer ceramic capacitor for three-dimensional mounting comprising:

a ceramic layer formed in a rectangular shape;
a first internal electrode having a rectangular first main portion extending along a longitudinal direction in a first face of the ceramic layer and having two long sides of the first main portion exposed respectively along long sides of said ceramic layer;

a second internal electrode having a rectangular second main portion extending along a longitudinal direction in a second face of the ceramic layer opposite to said first face and having a pair of leads extending respectively from short sides of the second main portion to short sides of said ceramic layer;

a rectangular parallelopiped shaped capacitor body comprised of a plurality of first internal electrodes and second internal electrodes stacked via ceramic layers so that the short sides of the ceramic layers register with the height direction of the capacitor body;

a pair of first external electrodes formed at a top face and bottom face of said capacitor body

and electrically connected to the first internal electrode exposed toward the long sides of the ceramic layers;

a second external electrode formed at the side faces of the capacitor body and electrically connected to the leads exposed toward the short sides of the ceramic layer. 5

2. The multilayer ceramic capacitor for three-dimensional mounting as set forth in claim 1, wherein the second external electrode extends in a strip along the entire circumference of the four side faces of the capacitor body. 10
3. The multilayer ceramic capacitor for three-dimensional mounting as set forth in claim 1 or 2, wherein said first external electrodes are connected to a first circuit pattern outside of said capacitor body and said second external electrode is connected to a second circuit pattern different from said first circuit pattern. 15 20
4. The multilayer ceramic capacitor as set forth in claim 1, 2 or 3, wherein the multilayer ceramic capacitor is buried in a three-dimensional circuit board. 25
5. The multilayer ceramic capacitor for three-dimensional mounting as set forth in claim 4, wherein the first external electrodes and second external electrode of the multilayer ceramic capacitor are connected directly to the circuit pattern formed in the three-dimensional circuit board. 30

35

40

45

50

55

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 05 01 7872

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	GB 2 157 890 A (STANDARD TELEPHONES CABLES LTD) 30 October 1985 (1985-10-30)	1,2,4,5	H01G4/30 H01G4/232
Y	* page 1, line 111 - line 127 * * figures 2,3 *	3	
Y	----- PATENT ABSTRACTS OF JAPAN vol. 016, no. 255 (E-1214), 10 June 1992 (1992-06-10) -& JP 04 056207 A (MARCON ELECTRON CO LTD), 24 February 1992 (1992-02-24) * the whole document *	3	
Y	----- PATENT ABSTRACTS OF JAPAN vol. 1996, no. 02, 29 February 1996 (1996-02-29) -& JP 07 272975 A (TDK CORP), 20 October 1995 (1995-10-20) * abstract *	1-5	
Y	----- PATENT ABSTRACTS OF JAPAN vol. 1997, no. 10, 31 October 1997 (1997-10-31) -& JP 09 148174 A (ROHM CO LTD), 6 June 1997 (1997-06-06) * abstract *	1-5	TECHNICAL FIELDS SEARCHED (Int.Cl.7) H01G
A	----- EP 0 351 343 A (IBM) 17 January 1990 (1990-01-17) * column 1, line 9 - line 27 * * figure 4 *	1-5	
The present search report has been drawn up for all claims			
Place of search Munich		Date of completion of the search 13 October 2005	Examiner Lescop, E
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document</p>			

7

EPO FORM 1503 03 82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 05 01 7872

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

13-10-2005

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
GB 2157890	A	30-10-1985	NONE	
JP 04056207	A	24-02-1992	NONE	
JP 07272975	A	20-10-1995	NONE	
JP 09148174	A	06-06-1997	NONE	
EP 0351343	A	17-01-1990	BR 8903107 A	06-02-1990
			CA 1290414 C	08-10-1991
			DE 68907658 D1	26-08-1993
			DE 68907658 T2	17-02-1994
			ES 2044199 T3	01-01-1994
			JP 2256216 A	17-10-1990
			JP 2657953 B2	30-09-1997
			US 4831494 A	16-05-1989

Family list**6** family members for:**EP1605478**

Derived from 4 applications.



- 1 No English title available**
Publication info: **DE60024293D D1** - 2005-12-29
- 2 Multilayer ceramic capacitor for three-dimensional mounting**
Publication info: **EP1220246 A1** - 2002-07-03
EP1220246 B1 - 2005-11-23
- 3 Multilayer ceramic capacitor for three-dimensional mounting**
Publication info: **EP1605477 A1** - 2005-12-14
- 4 Multilayer ceramic capacitor for three-dimensional mounting**
Publication info: **EP1605478 A2** - 2005-12-14
EP1605478 A3 - 2005-12-21

Data supplied from the **esp@cenet** database - Worldwide

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.